

MEMS digital output motion sensor

Ultra-low-power high performance 3-axes “DSC-XYZ” accelerometer

Key Features

- Supply voltage, 1.62V to 3.6V
- For 2x2x0.9 mm LGA-12 package
- User selectable range, $\pm 2g$, $\pm 4g$, $\pm 8g$, $\pm 16g$
- User selectable data output rate
- Digital I²C/SPI output interface
- 14 bit resolution
- Ultra-low power consumption
- Embedded 32-level FIFO
- 1 Programmable interrupt generators with independent function for motion detection
- Factory programmable offset and sensitivity
- RoHS compliant

Applications

- User interface for mobile phone and PMP
- Gesture recognition
- Active monitoring
- Power management
- Vibration monitoring



Product Overview

The da215G sensor is ultra-low power high performance capacitive three-axis linear accelerometer developed by micro-machined technology. The device is available in a 2x2x0.9mm land grid array (LGA) and it is guaranteed to operate over an extended temperature range from -40°C to $+85^{\circ}\text{C}$.

The sensor element is fabricated by single crystal silicon with DRIE process and is protected by hermetically sealed silicon cap from the environment.

The device features user selectable full scale of $\pm 2g$ / $\pm 4g$ / $\pm 8g$ / $\pm 16g$ measurement range with data output rate from 1Hz to 1000Hz with signal condition, active detection embedded.

The da215G has a power-down mode that makes it good for handset power management.

The da215G has an integrated 32-level first-in, first-out (FIFO) buffer allowing the user to store data in order to limit intervention by the host processor.

One independent and flexible interrupts provided greatly simplify the algorithm for various motion status detections. Standard I²C and SPI interfaces are used to communicate with the chip.

Content

1.	Block diagram and pin description	7
1.1.	Block diagram	7
1.2.	Pin description.....	7
2.	Mechanical and electrical specifications	9
2.1.	Mechanical characteristics.....	9
2.2.	Electrical characteristics	10
2.3.	Absolute maximum ratings.....	10
3.	Communication interface	11
3.1.	Communication interface Electrical specification.....	11
3.1.1.	SPI Electrical specification.....	11
3.1.2.	I2C Electrical specification	12
3.2.	Digital interface operation.....	13
3.2.1.	SPI Operation	13
3.2.2.	I2C Operation	14
4.	Terminology and functionality	16
4.1.	Terminology	16
4.1.1.	Sensitivity	16
4.1.2.	Zero-g level	16
4.2.	Functionality.....	16
4.2.1.	Power mode.....	16
4.2.2.	Sensor data	17
4.2.3.	Factory calibration.....	17
4.3.	Interrupt controller	18
4.3.1.	General features.....	18
4.3.2.	Mapping.....	19
4.3.3.	Electrical behavior (INT to open-drain or push-pull).....	19
4.3.4.	New data interrupt.....	19
4.3.5.	Active detection.....	19
5.	Digital blocks	21
5.1.	FIFO	21
5.1.1.	Bypass Mode	21
5.1.2.	FIFO Mode	21
5.1.3.	Stream Mode	21
5.1.4.	Trigger Mode.....	21
5.1.5.	Retrieving Data from FIFO	21
6.	Application hints	23
7.	Register mapping.....	24
8.	Registers description	25
8.1.	SPI_CONFIG (00H).....	25
8.2.	CHIP_ID (01H)	25
8.3.	ACC_X_LSB (02H), ACC_X_MSB (03H)	25

8.4.	ACC_Y_LSB (04H), ACC_Y_MSB (05H)	26
8.5.	ACC_Z_LSB (06H), ACC_Z_MSB (07H)	26
8.6.	FIFO_STATUS(08H)	26
8.7.	MOTION_FLAG (09H)	27
8.8.	NEWDATA_FLAG (0AH).....	27
8.9.	ACTIVE_STATUS (0BH).....	27
8.10.	RANGE (0FH)	28
8.11.	ODR_AXIS (10H).....	28
8.12.	MODE_BW (11H)	29
8.13.	SWAP_POLARITY (12H)	29
8.14.	FIFO_CTRL(14H).....	30
8.15.	INT_SET0(15H).....	30
8.16.	INT_SET1 (16H).....	31
8.17.	INT_SET2 (17H).....	31
8.18.	INT_MAP1 (19H)	31
8.19.	INT_MAP2 (1AH)	32
8.20.	INT_CONFIG (20H).....	32
8.21.	INT_LATCH (21H).....	33
8.22.	ACTIVE_DUR (27H)	33
8.23.	ACTIVE_THS (28H)	34
9.	Package information.....	35
9.1.	Outline dimensions.....	35
9.2.	Landing pattern recommendation.....	36
9.3.	Soldering guidelines	37
9.4.	Marking information	39
9.5.	Tape and reel specification	40
9.5.1.	Orientation within the reel.....	40
10.	Revision history.....	41

List of tables

Table 1.Pin description	8
Table 2.Mechanical characteristic	9
Table 3.Electrical characteristics.....	10
Table 4.Absolute maximum ratings	10
Table 5.Electrical specification of the SPI interface pins	11
Table 6.Electrical specification of the I2C interface pins	12
Table 7.Mapping of the interface pins.....	13
Table 8.W1 and W0 settings	14
Table 9.I2C Address	14
Table 10.SAD+Read/Write patterns.....	14
Table 11.Transfer when master is writing one byte to slave.....	15
Table 12.Transfer when master is writing multiple bytes to slave	15
Table 13.Transfer when master is receiving (reading) one byte of data from slave	15
Table 14.Transfer when master is receiving (reading) multiple bytes of data from slave	15
Table 15.Interrupt mode selection	18
Table 16.Register address map	24
Table 17.SPI_CONFIG register.....	25
Table 18.SPI_CONFIG description.....	25
Table 19.CHIP_ID register	25
Table 20.ACC_X_LSB register	25
Table 21.ACC_X_MSB register	25
Table 22.ACC_Y_LSB register	26
Table 23.ACC_Y_MSB register	26
Table 24.ACC_Z_LSB register	26
Table 25.ACC_Z_MSB register	26
Table 26.FIFO_STATUS register	26
Table 27.FIFO_STATUS register description	26
Table 28.MOTION_FLAG register.....	27
Table 29.MOTION_FLAG register description.....	27
Table 30.NEWDATA_FLAG register.....	27
Table 31.NEWDATA_FLAG register description.....	27
Table 32.ACTIVE_STATUS register	27
Table 33.ACTIVE_STATUS register description	27
Table 34.RANGE register.....	28
Table 35.RANGE register description.....	28
Table 36.ODR_AXIS register.....	28
Table 37.ODR_AXIS register description.....	28
Table 38.MODE_BW register	29
Table 39.MODE_BW register description	29
Table 40.SWAP_POLARITY register.....	29
Table 41.SWAP_POLARITY register description.....	29
Table 42.FIFO_CTRL register	30

Table 43.FIFO_CTRL register description	30
Table 44.INT_SET0 register	30
Table 45.INT_SET0 register description	30
Table 46.INT_SET1 register	31
Table 47.INT_SET1 register description	31
Table 48.INT_SET2 register	31
Table 49.INT_SET2 register description	31
Table 50.INT_MAP1 register	31
Table 51.INT_MAP1 register description	31
Table 52.INT_MAP2 register	32
Table 53.INT_MAP2 register description	32
Table 54.INT_CONFIG register	32
Table 55.INT_CONFIG register description	32
Table 56.INT_LATCH register	33
Table 57.INT_LATCH register description	33
Table 58.ACTIVE_DUR register	33
Table 59.ACTIVE_DUR register description	33
Table 60.ACTIVE_THS register	34
Table 61.ACTIVE_THS register description	34
Table 62.Marking information	39
Table 65.Document revision history	41

List of figures

Figure 1 Block Diagram.....	7
Figure 2 Pin description.....	7
Figure 3 SPI slave timing diagram.....	11
Figure 4 I2C Slave timing diagram.....	12
Figure 5 Instruction Phase Bit Field	13
Figure 6 MSB First and LSB First Instruction and Data Phases.....	14
Figure 7 I2C Protocol.....	15
Figure 8 power mode.....	16
Figure 9 Interrupt mode	19
Figure 10 da215G I2C electrical connect	23
Figure 11 da215G SPI electrical connect.....	23
Figure 12 12Pin LGA Mechanical data and package dimensions	35
Figure 13 landing patterns; dimensions in mm	36
Figure 14 Soldering profile	38
Figure 15 Tape and reel dimension in mm	40
Figure 16 Orientation of the sensor relative to the tape.....	40

1. Block diagram and pin description

1.1. Block diagram




Figure 1 Block Diagram

1.2. Pin description




Figure 2 Pin description

Table 1.Pin description

Pin#	Name	I/O Type	Function
1	SDO SA0	Digital out Digital in	SPI(4-wire mode) serial data output (SDO) I2C less significant bit of the device address (SA0) When using the I2C communication: SA0 connected to VDDIO or keep floating is for default I2C Addr 0x27 SA0 connected to GND is for I2C Addr 0x26
2	SDA SDI SDO	Digital in/out	I2C serial data input/output(SDA) SPI(4-wire mode) serial data input (SDI) 3-wire interface serial data input/output (SDO)
3	VDD_IO	Supply	Power supply for I/O pins
4	NC	--	NO internal connection
5	INT	Digital out	Interrupt pin
6	NC	--	Test pin, must be connected to GND or floating
7	VDD	Supply	Power supply
8	GND_IO	Ground	Ground supply for I/O pins
9	GND	Ground	Ground supply
10	CSB	Digital in	Chip select for SPI When using the I2C communication, CSB pin must be connected to VDDIO or floating
11	NC	--	NO internal connection
12	SCL SCLK	Digital in	I2C serial clock (SCL) SPI serial clock (SCLK)

NOTE:

1. NC- NO internal connection.
2. SDO/SA0, CSB pin is internally pulled up.

2. Mechanical and electrical specifications

2.1. Mechanical characteristics

VDD = 2.5 V, T = 25 °C unless otherwise noted.

Table 2. Mechanical characteristic

Symbol	Parameter	Test conditions	Min	Type	Max	Unit
FS	Measurement range	FS bit set to 00		±2		g
		FS bit set to 01		±4		g
		FS bit set to 10		±8		g
		FS bit set to 11		±16		g
So	Sensitivity	FS bit set to 00		4096		LSB/g
		FS bit set to 01		2048		LSB/g
		FS bit set to 10		1024		LSB/g
		FS bit set to 11		512		LSB/g
TCSO	Sensitivity change vs. temperature	FS bit set to 00		±0.01		%/°C
Tyoff	Typical zero-g level offset accuracy			±70		mg
Tcoff	Zero-g level change vs. temperature	Max delta from 25°C		±0.6		mg/°C
Noise	XYZ RMS noise	FS bit set to 00, normal mode, ODR=125Hz , BW=1/10ODR		X/Y: 1 Z: 1.5		mg
Top	Operation temperature range		-40		85	°C

2.2. Electrical characteristics

Vdd = 2.5 V, T = 25 °C unless otherwise noted

Table 3. Electrical characteristics

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
VDD	Supply voltage		1.62	2.5	3.6	V
VDD_IO	I/O Pins supply voltage		1.62		3.6	V
IDD	current consumption in normal mode	Top=25 °C, ODR=125Hz,		95		uA
IDD_SM	current consumption in suspend mode	Top=25 °C		0.7		uA
TVDD	VDD&VDDIO power up time				100	ms
VIH	Digital high level input voltage	SPI&I2C	0.7*Vdd_IO			V
VIL	Digital low level input voltage	SPI&I2C			0.3*Vdd_IO	V
VOH	high level output voltage		0.9*Vdd_IO			V
VOL	Low level output voltage				0.1*Vdd_IO	V
BW	System bandwidth		100		500	Hz
ODR	Output data rate		1		1000	Hz
TWU	Wake-up time	From stand-by		1		ms
TSU	Start-up time	From power off		3		ms
PSRR	Power Supply Rejection Rate	Top=25 °C			20	mg/V

2.3. Absolute maximum ratings

Stresses below those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Parameter	Test conditions	Min	Max	Unit
Storage Temperature		-45	125	°C
Supply Voltage VDD	Supply pins	-0.3	4.25	V
Supply Voltage VDD_IO	Logic pins	-0.3	Vdd_IO+0.3	V
ESD Rating	HMB,R=1.5k,C=100pF		±2	kV
Mechanical Shock	Duration<200us		10,000	g

Note: Supply voltage on any pin should never exceed 4.25V



This is a mechanical shock sensitive device, improper handling can cause permanent damages to the part.



This is an ESD sensitive device, improper handling can cause permanent damages to the part.

3. Communication interface

3.1. Communication interface Electrical specification

3.1.1. SPI Electrical specification

Table 5.Electrical specification of the SPI interface pins

Symbol	Parameter	Condition	Min	Max	Unit
f _{sclk}	Clock frequency	Max load on SDIO or SDO = 25pF		10	MHz
t _{SCKL}	SLCK low pulse		20		ns
t _{SCKH}	SLCK high pulse		20		ns
t _{SDI_setup}	SDI setup time		20		ns
t _{SDI_hold}	SDI hold time		20		ns
t _{SDO_OD}	SDO/SDI output delay	Load = 25pF		30	ns
		Load = 250pF		40	ns
t _{CSB_setup}	CSB setup time		20		ns
t _{CSB_hold}	CSB hold time		40		ns

The figure below shows the definition of the SPI timing given in the above table:




Figure 3 SPI slave timing diagram

3.1.2.I2C Electrical specification

Table 6.Electrical specification of the I2C interface pins

Symbol	Parameter	Min	Max	Unit
f _{scl}	Clock frequency		400	kHz
t _{LOW}	SCL low pulse	1.3		us
t _{HIGH}	SCL high pulse	0.6		us
t _{SUDAT}	SDA setup time	0.1		us
t _{HDDAT}	SDA hold time	0.0		us
t _{SUSTA}	Setup Time for a repeated start condition	0.6		us
t _{HDSTA}	Hold time for a start condition	0.6		us
t _{SUSTO}	Setup Time for a stop condition	0.6		us
t _{BUF}	Time before a new transmission can start	1.3		us

The figure below shows the definition of the I2C timing given in the above table:




Figure 4 I2C Slave timing diagram

3.2. Digital interface operation

The da215G supports two serial digital interface protocols for communications as slave with a host device: SPI and I2C. The active interface is selected by the state of the pin CS, 0 selects SPI and 1 selects I2C. By default, SPI operates in 4-wire mode and it can be re-configured by writing 0 to bit 'SDO_active' to work in 3-wire mode. Both interfaces share the same pins. The mapping for each interface is given in the following table:

Table 7. Mapping of the interface pins

PIN name	I2C	SPI
SCL/SCLK	Serial clock	Serial clock
SDA/SDI	Serial Data	Data input (4-wire mode). Data input/output (3-wire mode)
SA0/SDO	Used to set LSB of I2C address	Data output (4-wire mode)
CSB	IIC interface select, must keep high or floating	Chip select

3.2.1. SPI Operation

The da215G just support SPI mode '00' (CPHA=CPOL=0). The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of framing. Once the beginning of the frame has been determined, timing is straightforward. The first phase of the transfer is the instruction phase, which consists of 16 bits followed by data that can be of variable lengths in multiples of 8 bits. If the device is configured with CSB tied low, framing begins with the first rising edge of SCLK.

The instruction phase is the first 16 bits transmitted. As shown in the following figure, the instruction phase is divided into a number of bit fields.




Figure 5 Instruction Phase Bit Field

The first bit in the stream is the read/write indicator bit (R/W). When this bit is high, a read is being requested, otherwise indicates it is a write operation.

W1 and W0 represent the number of data bytes to transfer for either read or write as shown in the following table (W1 and W0 setting table). If the number of bytes to transfer is three or less (00, 01, or 10), CSB can stall high on byte boundaries. Stalling on a non-byte boundary terminates the communications cycle. If these bits are 11, data can be transferred until CSB transitions high. CSB is not allowed to stall during the streaming process.


The remaining 13 bits represent the starting address of the data sent. If more than one word is being sent, sequential addressing is used, starting with the one specified, and it either increments (LSB first) or decrements (MSB first) based on the mode setting.

Table 8.W1 and W0 settings

W1:W0	Action	CSB stalling
00	1 byte of data can be transferred.	Optional
01	2 bytes of data can be transferred.	Optional
10	3 bytes of data can be transferred.	Optional
11	4 or more bytes of data can be transferred. CSB must be held low for entire sequence; otherwise, the cycle is terminated.	No

Data follows the instruction phase. The amount of data sent is determined by the word length (Bit W0 and Bit W1). This can be one or more bytes of data. All data is composed of 8-bit words.

Data can be sent in either MSB-first mode or LSB-first mode (by setting 'LSB_first' bit). On power up, MSB-first mode is the default. This can be changed by programming the configuration register. In MSB-first mode, the serial exchange starts with the highest-order bit and ends with the LSB. In LSB-first mode, the order is reversed. The detail is shown in the below figure.

**Figure 6 MSB First and LSB First Instruction and Data Phases**

Register bit 'SDO_active' is responsible for activating SDO on devices. If this bit is cleared, then SDO is inactive and read data is routed to the SDI pin. If this bit is set, read data is placed on the SDO pin. The default for this bit is high, making SDO active.

3.2.2.I2C Operation

I2C bus uses SCL and SDA as signal lines. Both lines are connected to VDDIO externally via pull-up resistors so that they are pulled high when the bus is free. The I2C device address of da215G is shown below. The LSB bit of the 7bits device address is configured via SA0 pin.

Table 9.I2C Address

SAD6	SAD5	SAD4	SAD3	SAD2	SAD1	SAD0	W/R
0	1	0	0	1	1	SA0	0/1

Table 10.SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0]=SA0	R/W	SAD+R/W
Read	010011	0	1	01001101(4dh)
Write	010011	0	0	01001100(4ch)
Read	010011	1	1	01001111(4fh)
Write	010011	1	0	01001110(4eh)

The I2C interface protocol has special bus signal conditions. Start (S), stop (P) and binary data conditions are shown below. At start condition, SCL is high and SDA has a falling edge. Then the slave address is sent. After the 7 address bits, the direction control bit R/W selects the read or write operation. When a slave device recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL cycle (ACK) cycle.

At stop condition, SCL is also high, but SDA has a rising edge. Data must be held stable at SDA when SCL is high. Data can change value at SDA only when SCL is low.




Figure 7 I2C Protocol

Table 11. Transfer when master is writing one byte to slave

Master	S	SAD+W		SUB		DATA		P
Slave			SAK		SAK		SAK	

Table 12. Transfer when master is writing multiple bytes to slave

Master	S	SAD+W		SUB		DATA		DATA		P
Slave			SAK		SAK		SAK		SAK	

Table 13. Transfer when master is receiving (reading) one byte of data from slave

Master	S	SAD+W		SUB		SR	SAD+R			NMASK	P
Slave			SAK		SAK			SAK	DATA		

Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave

Master	S	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMASK	P
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Note:

Symbol	Symbol explain	Symbol	Symbol explain
SAD	slave address	SAK	slave acknowledge
W	write	MAK	master acknowledge
R	read	NMASK	no master acknowledge
S	start	SUB	Sub-address(register address)
P	stop	DATA	Read or write data
SR	start		

4. Terminology and functionality

4.1. Terminology

4.1.1. Sensitivity

Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1 *g* acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ± 1 *g* acceleration is applied to the sensor. Subtract the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The sensitivity tolerance describes the range of sensitivities of a large population of sensors.

4.1.2. Zero-g level

Zero-*g* level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface measure 0 *g* in X axis and 0 *g* in Y axis whereas the Z axis measure 1 *g*. The output is ideally in the middle of the dynamic range of the sensor (content of output data registers are 00h, data expressed as 2's complement number). A deviation from ideal value in this case is called Zero-*g* offset. Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature; see "Zero-*g* level change vs. temperature". The Zero-*g* level tolerance (TyOff) describes the standard deviation of the range of Zero-*g* levels of a population of sensors.

4.2. Functionality

4.2.1. Power mode

The da215G has two different power modes: normal and suspend mode.




Figure 8 power mode

In the normal mode, the device is periodically switching between a sleep phase and a wake-up phase. The wake-up phase essentially corresponding to operation in measure state with complete power-up of the circuitry at the current setting ODR when "autosleep_en" bit of "MODE_BW" (11H) register is set to 0, but "autosleep_en" bit is set to 1, the measure state works at 12.5hz in inactive state and auto switched to operation mode during active state. During the sleep phase the analog part except the oscillator is powered down.

During the wake-up phase, if an enabled interrupt is detected, the device stays in the wake-up phase as long as the interrupt condition endures (non-latched interrupt), or until the latch time expires (temporary latched interrupt), or until the interrupt is reset (latched interrupt). If no interrupt detected, the device enters the sleep phase.

Suspend mode: power-down mode, which is only support I2C and SPI interface.

4.2.2.Sensor data

The width of acceleration data is 14bits given in two's complement representation. The 14bits for each axis are split into an MSB part (one byte containing bits 13 to 6) and an LSB lower part (one byte containing bits 5 to 0)

4.2.3.Factory calibration

The IC is factory calibrated for sensitivity (S_o) and Zero- g level ($TyOff$). The trimming values are stored inside the chip's nonvolatile memory. The trimming parameters are loaded to registers while da215G reset (POR or software reset). This allows using the device without further calibration.

4.3. Interrupt controller

Interrupt engines are integrated in the da215G. Each interrupt can be independently enabled and configured. If the condition of an enabled interrupt is fulfilled, the corresponding status bit is set to 1 and the interrupt pin is activated. The pin state is a logic ‘or’ combination of all mapped interrupts to the interrupt pin.

4.3.1. General features

An interrupt is cleared depending on the selected interrupt mode, which is common to all interrupts. There are three different interrupt modes: non-latched, latched and temporary. The mode is selected by the ‘latch_int’ bits according to the following table.

Table 15. Interrupt mode selection

latch_Int	Interrupt mode
0000	non-latched
0001	temporary latched 250ms
0010	temporary latched 500ms
0011	temporary latched 1s
0100	temporary latched 2s
0101	temporary latched 4s
0110	temporary latched 8s
0111	latched
1000	non-latched
1001	temporary latched 1ms
1010	temporary latched 1ms
1011	temporary latched 2ms
1100	temporary latched 25ms
1101	temporary latched 50ms
1110	temporary latched 100ms
1111	latched

An interrupt is generated if its activation condition is met. It can’t be cleared as long as the activation condition is fulfilled. In the non-latched mode the interrupt status bit and the interrupt pin are cleared as soon as the activation condition is no more valid. Exceptions to this behavior are the new data which is automatically reset after a fixed time.

In the latched mode an asserted interrupt status and the interrupt pin are cleared by writing 1 to (0x20) ‘reset_int’ bit. If the activation condition still holds when it is cleared, the interrupt status is asserted again with the next change of the acceleration registers.

In the temporary mode an asserted interrupt and selected pin are cleared after a defined period of time. The behavior of the different interrupt modes is shown in the following figure.




Figure 9 Interrupt mode

4.3.2.Mapping

The mapping of interrupts to the interrupt pins is done by registers 'INT_MAP' (0x19 and 0x1a), setting *Int_inttype* (e.g. *Int_active*) to 1 can map this type of interrupt to the interrupt pin.

4.3.3.Electrical behavior (INT to open-drain or push-pull)

The interrupt pin can be configured to show desired electrical behavior. The active level for each pin is set by register bit *Int_lvl*, if *Int_lvl* = 0 (1), then the pin INT is 1 (0) active.

Also the electric type of the interrupt pin can be selected. By setting *Int_od* = 1 (0), the interrupt pin output type can be set to be open-drain (push-pull).

4.3.4.New data interrupt

This interrupt serves for synchronous reading of acceleration data. It is generated after an acceleration data was calculated. The interrupt is cleared automatically before the next acceleration data is ready.

4.3.5.Active detection

Active detection uses the slope between successive acceleration signals to detect changes in motion. An interrupt is generated when the slope (absolute value of acceleration difference) exceeds a preset threshold. The threshold is set with the value of 28H register with the LSB corresponding to 255LSB of acceleration data that is 3.9mg in 2g-range, 7.8mg in 4g-range, 15.6mg in 8g-range and 31.3mg in 16g-range. And the maximum value is 1g in 2g-range, 2g in 4g-range, 4g in 8g-range and 8g in 16g-range.

The time difference between the successive acceleration signals depends is fixed to 1ms.

Active detection can be enabled (disabled) for each axis separately by writing '1' to bits 'active_int_en_x/y/z'. The active interrupt is generated if the slope of any of the enabled axes exceeds the threshold for [**active_dur*+1] consecutive times. As soon as the slopes of all

enabled axes fall below this threshold for ['active_dur'+1] consecutive times, the interrupt is cleared unless the interrupt signal is latched.

The interrupt status is stored in the (0x09) 'active_int' bit. The (0x0b) bit 'active_first_x/y/z' records which axis triggered the active interrupt first and the sign of this acceleration data that triggered the interrupt is recorded in the (0x0b) bit 'active_sign'.

5. Digital blocks

5.1.FIFO

The da215G embeds 32-level of 12-bit data FIFO for each of the three output channels, X, Y and Z of the acceleration module that can be used to minimize host processor burden. This buffer has four modes: bypass, FIFO, stream, and trigger. Each mode is selected by the settings of the 'FIFO_mode' bits.

5.1.1.Bypass Mode

In bypass mode, FIFO is not operational and, therefore, remains empty.

5.1.2.FIFO Mode

In FIFO mode, acceleration data of the x, y, and z-axes are stored in FIFO. When the number of samples in FIFO equals the level specified in the "watermark_samples" bits, the watermark interrupt is set. FIFO continues accumulating samples until it is full and then stops collecting data. After FIFO stops collecting data, the device continues to operate; therefore, features such as tap detection can be used after FIFO is full. The watermark interrupt continues to occur until the number of samples in FIFO is less than the value stored in the samples bits of the "watermark_samples" bits.

5.1.3.Stream Mode

In stream mode, acceleration data of the x, y, and z-axes are stored in FIFO. When the number of samples in FIFO equals the level specified in the "watermark_samples" bits, the watermark interrupt is set. FIFO continues accumulating samples and holds the latest 32 samples from measurements of the x, y, and z-axes, discarding older data as new data arrives. The watermark interrupt continues occurring until the number of samples in FIFO is less than the value stored in the samples bits of the "watermark_samples" bits.

5.1.4.Trigger Mode

In trigger mode, FIFO accumulates samples, holding the latest 32 samples from measurements of the x, y, and z-axes. After an enable interrupt event occurs, FIFO keeps the last n samples (where n is the value specified by the 'watermark_samples' bits) and then operates in FIFO mode, collecting new samples only when FIFO is not full. Additional trigger events cannot be recognized until the trigger mode is reset. To reset the trigger mode, set the device to bypass mode and then set the device back to trigger mode. Note that the FIFO data should be read first because placing the device into bypass mode clears FIFO.

5.1.5.Retrieving Data from FIFO

The FIFO data is read through the 'acc_x', 'acc_y', and 'acc_z' registers. When the FIFO is in FIFO, stream, or trigger mode, reads to the 'acc_x', 'acc_y', and 'acc_z' registers read data stored in the FIFO. Each time data is read from the FIFO, the oldest x, y, and z-axes data

are placed into the 'acc_x', 'acc_y', and 'acc_z' registers.

If a single-byte read operation is performed, the remaining bytes of data for the current FIFO sample are lost. Therefore, all axes of interest should be read in a burst (or multiple-byte) read operation. To ensure that the FIFO has completely popped (that is, that new data has completely moved into the 'acc_x', 'acc_y', and 'acc_z' registers), the end of reading a data register is signified by reading the register 0x07.

6. Application hints




Figure 10 da215G I2C electrical connect




Figure 11 da215G SPI electrical connect

The device core is supplied through VDD line while the I/O pads are supplied through VDD_IO line. Power supply decoupling capacitors (100 NF ceramic) should be placed as near as possible to the pin 7 and pin 3 of the device (common design practice).

The functionality of the device and the measured acceleration data is selectable and accessible through the I2C or SPI interfaces. When using the I2C, CS must be tied high or or keep floating. The functions, the threshold and the timing of the interrupt pin (INT) can be completely programmed by the user through the I2C/SPI interface.

7. Register mapping

The table given below provides a listing of the 8 bit registers embedded in the device and the related addresses:

Table 16. Register address map

Name	Type	Register address	Default	Soft Reset
SPI_CONFIG	RW	0x00	81H	NO
CHIP_ID	R	0x01	13H	NO
ACC_X_LSB	R	0x02	00H	YES
ACC_X_MSB	R	0x03	00H	YES
ACC_Y_LSB	R	0x04	00H	YES
ACC_Y_MSB	R	0x05	00H	YES
ACC_Z_LSB	R	0x06	00H	YES
ACC_Z_MSB	R	0x07	00H	YES
FIFO_STATUS	R	0x08	00H	YES
MOTION_FLAG	R	0x09	00H	YES
NEWDATA_FLAG	R	0x0A	00H	YES
ACTIVE_STATUS	R	0x0B	00H	YES
RANGE	RW	0x0F	40H	YES
ODR_AXIS	RW	0x10	0FH	YES
MODE_BW	RW	0x11	9EH	YES
SWAP_POLARITY	RW	0x12	0EH	YES
FIFO_CTRL	RW	0x14	00H	YES
INT_SET0	RW	0x15	00H	YES
INT_SET1	RW	0x16	00H	YES
INT_SET2	RW	0x17	00H	YES
INT_MAP1	RW	0x19	00H	YES
INT_MAP2	RW	0x1A	00H	YES
INT_CONFIG	RW	0x20	00H	YES
INT_LATCH	RW	0x21	00H	YES
ACTIVE_DUR	RW	0x27	00H	YES
ACTIVE_THS	RW	0x28	14H	YES

8. Registers description

8.1. SPI_CONFIG (00H)

Table 17.SPI_CONFIG register

Default data: 0x81 Type: RW

SDO Active	LSB First	Soft Reset	Unused	Unused	Soft Reset	LSB First	SDO Active
------------	-----------	------------	--------	--------	------------	-----------	------------

Table 18.SPI_CONFIG description

SDO Active	0: 3-wire SPI 1: 4-wire SPI
LSB First	0: MSB First 1: LSB First
Soft Reset	1: soft reset

8.2. CHIP_ID (01H)

Table 19.CHIP_ID register

Default data: 0x13 Type: R

0	0	0	1	0	0	1	1
---	---	---	---	---	---	---	---

8.3. ACC_X_LSB (02H), ACC_X_MSB (03H)

X-axis acceleration data, the value is expressed in two complement byte and are left justified.

Table 20.ACC_X_LSB register

Default data: 0x00 Type: R

D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Unused	Unused
------	------	------	------	------	------	--------	--------

Table 21.ACC_X_MSB register

Default data: 0x00 Type: R

D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]
-------	-------	-------	-------	------	------	------	------

8.4. ACC_Y_LSB (04H), ACC_Y_MSB (05H)

Y-axis acceleration data, the value is expressed in two complement byte and are left justified.

Table 22.ACC_Y_LSB register

Default data: 0x00 Type: R

D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Unused	Unused
------	------	------	------	------	------	--------	--------

Table 23.ACC_Y_MSB register

Default data: 0x00 Type: R

D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]
-------	-------	-------	-------	------	------	------	------

8.5. ACC_Z_LSB (06H), ACC_Z_MSB (07H)

Z-axis acceleration data, the value is expressed in two complement byte and are left justified.

Table 24.ACC_Z_LSB register

Default data: 0x00 Type: R

D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Unused	Unused
------	------	------	------	------	------	--------	--------

Table 25.ACC_Z_MSB register

Default data: 0x00 Type: R

D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]
-------	-------	-------	-------	------	------	------	------

8.6. FIFO_STATUS(08H)

Table 26.FIFO_STATUS register

Default data: 0x00 Type: R

Watermark_int	FIFO_full_int	FIFO_entries[5]	FIFO_entries[4]	FIFO_entries[3]	FIFO_entries[2]	FIFO_entries[1]	FIFO_entries[0]
---------------	---------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Table 27.FIFO_STATUS register description

Watermark_int	1: the FIFO entries exceed the watermark level
FIFO_full_int	1: the FIFO is full
FIFO_entries[5:0]	FIFO_entries[5:0] reports how many data stored in the FIFO

8.7. MOTION_FLAG (09H)

Table 28.MOTION_FLAG register

Default data: 0x00 Type: R

Unused	Unused	Unused	Unused	Unused	Active_int	Unused	Unused
--------	--------	--------	--------	--------	------------	--------	--------

Table 29.MOTION_FLAG register description

Active_int	0: no active interrupt 1: active interrupt has occurred
------------	--

8.8. NEWDATA_FLAG (0AH)

Table 30.NEWDATA_FLAG register

Default data: 0x00 Type: R

Unused	Unused	Unused	Unused	Unused	Unused	Unused	New_data_flag
--------	--------	--------	--------	--------	--------	--------	---------------

Table 31.NEWDATA_FLAG register description

New_data_flag	new data ready status 0: not ready 1: ready
---------------	---

8.9. ACTIVE_STATUS (0BH)

Table 32.ACTIVE_STATUS register

Default data: 0x00 Type: R

Unused	Unused	Unused	Unused	Active_sign	Active_first_x	Active_first_y	Active_first_z
--------	--------	--------	--------	-------------	----------------	----------------	----------------

Table 33.ACTIVE_STATUS register description

Active_sign	active_sign: Sign of the first active interrupt 0: positive 1: negative
Active_first_x	0: X is not the triggering axis of the active interrupt 1: indicate X is the triggering axis of the active interrupt
Active_first_y	0: Y is not the triggering axis of the active interrupt 1: indicate Y is the triggering axis of the active interrupt
Active_first_z	0: Z is not the triggering axis of the active interrupt 1: indicate Z is the triggering axis of the active interrupt

8.10. RANGE (0FH)

Table 34.RANGE register

Default data: 0x40 Type: RW

Unused	Unused	Unused	Unused	Unused	Unused	FS[1]	FS[0]
--------	--------	--------	--------	--------	--------	-------	-------

Table 35.RANGE register description

FS[1:0]	full scale
	00: +/-2g
	01: +/-4g
	10: +/-8g
	11: +/-16g

8.11. ODR_AXIS (10H)

Table 36.ODR_AXIS register

Default data: 0x0F Type: RW

X-axis_disable	Y-axis_disable	Z-axis_disable	Unused	ODR[3]	ODR[2]	ODR[1]	ODR[0]
----------------	----------------	----------------	--------	--------	--------	--------	--------

Table 37.ODR_AXIS register description

X-axis_disable	0: enable X axis
	1: disable X axis
Y-axis_disable	0: enable Y axis
	1: disable Y axis
Z-axis_disable	0: enable Z axis
	1: disable Z axis
ODR[3:0]	0000: 1Hz
	0001: 1.95Hz
	0010: 3.9Hz
	0011: 7.81Hz
	0100: 15.63Hz
	0101: 31.25Hz
	0110: 62.5Hz
	0111: 125Hz
	1000: 250Hz
	1001: 500Hz
	1100-1111: 1000Hz

8.12. MODE_BW (11H)

Table 38.MODE_BW register

Default data: 0x9E Type: RW

PWR_OFF	Unused	Unused	Unused	Unused	BW[1]	BW[0]	Autosleep_en
---------	--------	--------	--------	--------	-------	-------	--------------

Table 39.MODE_BW register description

PWR_OFF	0: normal mode 1: suspend mode
BW[1:0]	bandwidth 00/11: 1/2 ODR 01: 1/4 ODR 10: 1/10 ODR
Autosleep_en	0: working the current ODR state all the way 1: working at 12.5hz in inactive state, automatic switched to normal mode during active state

8.13. SWAP_POLARITY (12H)

Table 40.SWAP_POLARITY register

Default data: 0x0E Type: RW

Swap & Polarity register is OTP register too, OTP address: 0x13

Unused	Unused	Unused	Unused	X_polarity	Y_polarity	Z_polarity	X_Y_swap
--------	--------	--------	--------	------------	------------	------------	----------

Table 41.SWAP_POLARITY register description

X_polarity	0: remain the polarity of X-axis 1: reverse the polarity of X-axis
Y_polarity	0: remain the polarity of Y-axis 1: reverse the polarity of Y-axis
Z_polarity	0: remain the polarity of Z-axis 1: reverse the polarity of Z-axis
X_Y_swap	0: don't need swap the output data for X/Y axis 1: swap the output data for X/Y axis

8.14. FIFO_CTRL(14H)

Table 42.FIFO_CTRL register

Default data: 0x00 Type: RW

FIFO_mode[1]	FIFO_mode[0]	Unused	Watermark_ samples[4]	Watermark_ samples[3]	Watermark_ samples[2]	Watermark_ samples[1]	Watermark_ samples[0]
--------------	--------------	--------	--------------------------	--------------------------	--------------------------	--------------------------	--------------------------

Table 43.FIFO_CTRL register description

FIFO_mode[1:0]	00: bypass mode 01: FIFO mode 10: stream mode 11: trigger mode
Watermark_ samples[4:0]	indicate how many data entries needed to trig a watermark interrupt

8.15. INT_SET0(15H)

Table 44.INT_SET0 register

Default data: 0x00 Type: RW

Unused	Unused	Unused	Unused	Watermark_int_en	FIFO_full_int_en	Unused	Unused
--------	--------	--------	--------	------------------	------------------	--------	--------

Table 45.INT_SET0 register description

Watermark_int_en	0: disable 1: enable watermark interrupt
FIFO_full_int_en	0: disable 1: enable FIFO_full interrupt

8.16. INT_SET1 (16H)

Table 46.INT_SET1 register

Default data: 0x00 Type: RW

INT_source[1]	INT_source[0]	Unused	Unused	Unused	Active_int_en_z	Active_int_en_y	Active_int_en_x
---------------	---------------	--------	--------	--------	-----------------	-----------------	-----------------

Table 47.INT_SET1 register description

INT_source[1:0]	00: oversampling data (ODR_period =ODR*8) 01: unfiltered data (ODR_period =ODR) 10/11: filtered data (ODR_period =ODR)
Active_int_en_z	0: disable the active interrupt for the z axis 1: enable the active interrupt for the z axis
Active_int_en_y	0: disable the active interrupt for the y axis 1: enable the active interrupt for the y axis
Active_int_en_x	0: disable the active interrupt for the x axis 1: enable the active interrupt for the x axis

8.17. INT_SET2 (17H)

Table 48.INT_SET2 register

Default data: 0x00 Type: RW

Temporary_dis	Temp_dis_time[1]	Temp_dis_time[0]	New_data_int_en	Unused	Unused	Unused	Unused
---------------	------------------	------------------	-----------------	--------	--------	--------	--------

Table 49.INT_SET2 register description

Temporary_dis	temporary disable all interrupts for a short time(configured by temp_dis_time)
Temp_dis_time[1:0]	00: 100ms 01: 1s 10: 2s 11: 4s
New_data_int_en	0: disable the new data interrupt 1: enable the new data interrupt

8.18. INT_MAP1 (19H)

Table 50.INT_MAP1 register

Default data: 0x00 Type: RW

Unused	Unused	Unused	Unused	Unused	Int_active	Unused	Unused
--------	--------	--------	--------	--------	------------	--------	--------

Table 51.INT_MAP1 register description

Int_active	0: doesn't mapping active interrupt to INT 1: mapping active interrupt to INT
------------	--

8.19. INT_MAP2 (1AH)

Table 52.INT_MAP2 register

Default data: 0x00 Type: RW

Unused	Unused	Unused	Unused	Unused	Int_FIFO_full	Int_watermark	Int_new_data
--------	--------	--------	--------	--------	---------------	---------------	--------------

Table 53.INT_MAP2 register description

Int_FIFO_full	0: doesn't mapping FIFO full interrupt to INT 1: mapping FIFO full interrupt to INT
Int_watermark	0: doesn't mapping watermark interrupt to INT 1: mapping watermark interrupt to INT
Int_new_data	0: doesn't mapping new data interrupt to INT 1: mapping new data interrupt to INT

8.20. INT_CONFIG (20H)

Table 54.INT_CONFIG register

Default data: 0x00 Type: RW

Reset_int	Unused	Unused	Unused	Unused	Unused	Int_od	Int_lvl
-----------	--------	--------	--------	--------	--------	--------	---------

Table 55.INT_CONFIG register description

Reset_int	write '1' to reset all latched int.
Int_od	0: select push-pull output for INT 1: select OD output for INT
Int_lvl	0: select active level high for pin INT 1: select active level low for pin INT

8.21. INT_LATCH (21H)

Table 56.INT_LATCH register

Default data: 0x00 Type: RW

Unused	Unused	Unused	Unused	Latch_int[3]	Latch_int[2]	Latch_int[1]	Latch_int[0]
--------	--------	--------	--------	--------------	--------------	--------------	--------------

Table 57.INT_LATCH register description

Latch_int[3:0]	0000: non-latched
	0001: temporary latched 250ms
	0010: temporary latched 500ms
	0011: temporary latched 1s
	0100: temporary latched 2s
	0101: temporary latched 4s
	0110: temporary latched 8s
	0111: latched
	1000: non-latched
	1001: temporary latched 1ms
	1010: temporary latched 1ms
	1011: temporary latched 2ms
	1100: temporary latched 25ms
	1101: temporary latched 50ms
	1110: temporary latched 100ms
	1111: latched

8.22. ACTIVE_DUR (27H)

Table 58.ACTIVE_DUR register

Default data: 0x00 Type: RW

Inactive_dur[3]	Inactive_dur[2]	Inactive_dur[1]	Inactive_dur[0]	Active_dur[3]	Active_dur[2]	Active_dur[1]	Active_dur[0]
-----------------	-----------------	-----------------	-----------------	---------------	---------------	---------------	---------------

Table 59.ACTIVE_DUR register description

Inactive_dur[3:0]	inactive duration time = (Inactive_dur + 1)/ ODR_period
Active_dur[3:0]	active duration time = (Active_dur + 1)/ ODR_period

8.23. ACTIVE_THS (28H)

Table 60.ACTIVE_THS register

Default data: 0x14 Type: RW

Active_th[7]	Active_th [6]	Active_th [5]	Active_th[4]	Active_th [3]	Active_th [2]	Active_th [1]	Active_th [0]
--------------	---------------	---------------	--------------	---------------	---------------	---------------	---------------


Table 61.ACTIVE_THS register description

Active_th[7:0]	threshold of active interrupt=Active_th*K(mg)
	K = 3.91(2g range)
	K = 7.81(4g range)
	K = 15.625(8g range)
	K = 31.25(16g range)

9. Package information

9.1. Outline dimensions

The sensor housing is a standard LGA package. Its dimensions are the following:



COMMON DIMENSIONS(MM)			
PKG.	W: VERYVERY THIN		
REF.	MIN	NOM	MAX
A	0.8	0.9	1
D	1.9	2	2.1
E	1.9	2	2.1

Figure 12 12Pin LGA Mechanical data and package dimensions

9.2.Landing pattern recommendation

For the design of the landing patterns, we recommend the following dimensioning:




Figure 13 landing patterns; dimensions in mm

9.3. Soldering guidelines

The LGA package is qualified for soldering heat resistance according to IPC/JEDEC J-STD-020,

“Joint industry Standards: Moisture/Reflow Sensitivity Classification for non-hermetic Solid State surface Mount Devices”.

Shipping and handling is qualified according to IPC/JEDEC J-STD-033,

“Joint Industry Standard: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices.

The sensor fulfils the lead-free soldering requirements of the above-mentioned IPC/JEDEC standard, i.e. reflow soldering with a peak temperature up to 260 °C.

Profile Feature	Pb-Free Assembly
Preheat/Soak	
Temperature Min (T_{smin})	150 °C
Temperature Max (T_{smax})	200 °C
Time (t_s) from (T_{smin} to T_{smax})	60-120 seconds
Ramp-up rate (T_L to T_p)	3 °C/second max.
Liquidous temperature (T_L)	217 °C
Time (t_L) maintained above T_L	60-150 seconds
Peak package body temperature (T_p)	For users T_p must not exceed the Classification temp in Table below
Time (t_p)* within 5 °C of the specified classification temperature (T_c), see Figure 5-1.	30* seconds
Ramp-down rate (T_p to T_L)	6 °C/second max.
Time 25 °C to peak temperature	8 minutes max.

Package Thickness	Volume mm ³ <350	Volume mm ³ 350 - 2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm - 2.5 mm	260 °C	250 °C	245 °C
>2.5 mm	250 °C	245 °C	245 °C




Figure 14 Soldering profile

9.4. Marking information

Table 62. Marking information

Labeling	Name	Symbol	Remark
	Line1	S	da215G
	Line2	RRR	production batch code
	Pin1 identifier	●	Pin1

9.5. Tape and reel specification

The da215G is shipped in a standard pizza box

The box dimension for 1 reel is: L x W x H = 355mm x 335mm x 50mm

The da215G quantity: 5000pcs per reel, please handle with care.




Figure 15 Tape and reel dimension in mm

9.5.1. Orientation within the reel

→ Processing direction →




Figure 16 Orientation of the sensor relative to the tape

10. Revision history

Table 63.Document revision history

Date	Revision	Changes
24-Oct.-2023	0.1	1. Initial release