

### Product Overview

NSi83085E is a high reliability isolated half duplex RS-485 transceiver based on NOVOSENSE digital isolation technology, while NSi83086E is an isolated full duplex RS-485 transceiver. Both devices are safety certified by UL1577 support 5kV<sub>rms</sub> insulation withstand voltages, while providing high electromagnetic immunity and low emissions at low power consumption.

The Bus pins of NSi83085E/NSi83086E are protected from ±10kV system level ESD to GND2 on Bus side. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The devices have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

The data rate of NSi83085E is 12Mbps. The device is slew limited to reduce EMI and reflections with improperly terminated transmission line. The data rate of NSi83086E is up to 16Mbps.

### Key Features

- Up to 5000V<sub>rms</sub> Insulation voltage
- Bus side power supply voltage: 3.0V to 5.5V
- VDD1 supply voltage: 2.5V to 5.5V
- High CMTI: ±150kV/us
- High system level EMC performance:  
Bus Pins meet IEC61000-4-2 ±10kV ESD
- Fail-safe protection receiver
- Up to 256 transceivers on the bus
- Operation temperature: -40°C~105°C
- RoHS-compliant packages:  
SOW16

- UL recognition: up to 5000V<sub>rms</sub> for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

### Applications

- Industrial automation system
- Isolated RS-485 communication
- Smart electric meter and water meter
- Security and protection monitoring

### Device Information

Part Number	Package	Body Size
NSi83085E-DSWR	SOW16	10.30mm × 7.50mm
NSi83086E-DSWR	SOW16	10.30mm × 7.50mm

### Functional Block Diagrams




Figure 1. NSi83085E & NSi83086E Block Diagrams

### Safety Regulatory Approvals

**INDEX**

<b>1. PIN CONFIGURATION AND FUNCTIONS</b> .....	<b>3</b>
<b>2. ABSOLUTE MAXIMUM RATINGS</b> .....	<b>5</b>
<b>3. THERMAL INFORMATION</b> .....	<b>5</b>
<b>4. SPECIFICATIONS</b> .....	<b>6</b>
4.1. DC ELECTRICAL CHARACTERISTICS.....	6
4.2. SWITCHING ELECTRICAL CHARACTERISTICS .....	8
4.3. TYPICAL PERFORMANCE CHARACTERISTICS.....	10
4.4. PARAMETER MEASUREMENT INFORMATION.....	12
<b>5. HIGH VOLTAGE FEATURE DESCRIPTION</b> .....	<b>14</b>
5.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	14
5.2. SAFETY-LIMITING VALUES .....	15
5.3. REGULATORY INFORMATION.....	15
<b>6. FUNCTION DESCRIPTION</b> .....	<b>16</b>
6.1. DATA RATE.....	16
6.2. TRUE FAIL-SAFE RECEIVER INPUTS .....	16
6.3. TRUTH TABLES .....	16
6.4. THERMAL SHUTDOWN.....	17
<b>7. APPLICATION NOTE</b> .....	<b>17</b>
7.1. 256 TRANSCEIVERS ON THE BUS .....	17
7.2. ESD PROTECTION .....	17
7.3. LAYOUT CONSIDERATIONS.....	17
7.4. TYPICAL APPLICATION.....	18
<b>8. PACKAGE INFORMATION</b> .....	<b>20</b>
<b>9. ORDER INFORMATION</b> .....	<b>21</b>
<b>10. TAPE AND REEL INFORMATION</b> .....	<b>22</b>
<b>11. REVISION HISTORY</b> .....	<b>24</b>

### 1. Pin Configuration and Functions




Figure 1.1 NSi83085E Package

Table1.1 NSi83085E Pin Configuration and Description

<i>NSi83085E PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
3	R	Receive output
4	/RE	Receive enable input. This is an active low input.
5	DE	Driver enable input. This is an active high input
6	D	Driver transmit data input.
7	NC	No Connection.
8	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
9	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
10	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
11	NC	No Connection.
12	A	Noninverting Driver Output/Receiver Input. When the driver is disabled, or when VDD <sub>1</sub> or VDD <sub>2</sub> is powered down, Pin A is put into a high impedance state to avoid overloading the bus.
13	B	Inverting Driver Output/Receiver Input. When the driver is disabled, or when VDD <sub>1</sub> or VDD <sub>2</sub> is powered down, Pin B is put into a high impedance state to avoid overloading the bus.
14	NC	No Connection.
15	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
16	VDD <sub>2</sub>	Power Supply for Isolator Side 2




Figure 1.2 NSi83086E Package

Table1.2 NSi83086E Pin Configuration and Description

NSi83086E PIN NO.	SYMBOL	FUNCTION
1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
3	R	Receive output
4	/RE	Receive enable input. This is an active low input.
5	DE	Driver enable input. This is an active high input
6	D	Driver transmit data input.
7	NC	No Connection.
8	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
9	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
10	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
11	Y	Noninverting Driver Output. When the driver is disabled, or when VDD <sub>1</sub> or VDD <sub>2</sub> is powered down, Pin Y is put into a high impedance state to avoid overloading the bus.
12	Z	Inverting Driver Output. When the driver is disabled, or when VDD <sub>1</sub> or VDD <sub>2</sub> is powered down, Pin Z is put into a high impedance state to avoid overloading the bus.
13	B	Inverting Receiver Input.
14	A	Noninverting Receiver Input.
15	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
16	VDD <sub>2</sub>	Power Supply for Isolator Side 2

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD <sub>1</sub> , VDD <sub>2</sub>	-0.5		6	V	
Maximum Input Voltage	/RE, DE, TXD	-0.4		VDD+0.4	V	
Driver Output/Receiver Input Voltage	VA, VB, VY, VZ	-7		12	V	
Differential input voltage, A with respect to B	V <sub>ID</sub>	-18		18	V	
Voltage input, transient pulse (through 100Ω)	V <sub>IT</sub>	-30		30	V	A, B, Y and Z
Receiver Output Current	I <sub>o</sub>	-15		15	mA	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>			6.25	kV	
Operating Temperature	Topr	-40		105	°C	
Junction Temperature	T <sub>j</sub>	-40		150		
Storage Temperature	T <sub>stg</sub>	-65		150	°C	
Electrostatic discharge	HBM (Bus pins and GND)			±8000	V	
	HBM (All pins)			±6000	V	
	CDM			±2000	V	

## 3. Thermal Information

Parameters	Symbol	SOP16(300mil)	Unit
IC Junction-to-Air Thermal Resistance	θ <sub>JA</sub>	67.9	°C/W
Junction-to-case (top) thermal resistance	θ <sub>JC (top)</sub>	27.7	°C/W
Junction-to-board thermal resistance	θ <sub>JB</sub>	29.4	°C/W

## 4. Specifications

### 4.1. DC Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=3.0V~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power supply voltage	VDD <sub>1</sub>	2.5		5.5	V	
	VDD <sub>2</sub>	3.0		5.5	V	Bus Side
Logic-side supply current	I <sub>DD1</sub>		2.97	4.98	mA	VDD <sub>1</sub> =5V, DE=high, /RE=D =low, no load
			2.94	4.89	mA	VDD <sub>1</sub> =3V, DE=high, /RE=D =low, no load
Bus-side supply current	I <sub>DD2</sub>		2.83	5.02	mA	VDD <sub>2</sub> =5V, DE=high, /RE=D =low, no load (NSi83085E)
			2.15	3.23	mA	VDD <sub>2</sub> =5V, DE=high, /RE=D =low, no load (NSi83086E)
Thermal-Shutdown Threshold	T <sub>TS</sub>		165		°C	
Thermal-Shutdown Hysteresis	T <sub>TSH</sub>		15		°C	
Common Mode Transient Immunity	CMTI	±100	±150		kV/us	
<b>Logic Side</b>						
Input High Voltage	V <sub>IH</sub>	2			V	DE, D,
		0.7*V <sub>D1</sub>				/RE
Input Low Voltage	V <sub>IL</sub>			0.8	V	DE, D
				0.3*V <sub>D1</sub>		/RE
Input Pull up Current	I <sub>PU</sub>			20	µA	DE,/RE
Input Pull down Current	I <sub>PD</sub>	-20			µA	DI
Output Voltage High	V <sub>OH</sub>	VDD <sub>1</sub> -0.3			V	I <sub>OH</sub> = -4mA
Output Voltage Low	V <sub>OL</sub>			0.3	V	I <sub>OL</sub> = 4mA
Output Short-Circuit Current	I <sub>OSR</sub>			150	mA	0 ≤ V <sub>R</sub> ≤ VDD <sub>1</sub>
Three-State Output Current	I <sub>OZ</sub>	-15			µA	0 ≤ V <sub>R</sub> ≤ VDD <sub>1</sub> , /RE = high

Input Capacitance	$C_{IN}$		2		pF	DE, D, /RE
<b>Driver</b>						
Differential Output Voltage	$ V_{OD} $			VDD2	V	No Load
		2.7		VDD2	V	See Figure 4.11, $R_L=100\Omega$ (RS-422), VDD2=5V
		1.5		VDD2	V	See Figure 4.11, $R_L=100\Omega$ (RS-422), VDD2=3.3V
		2.1		VDD2	V	See Figure 4.11, $R_L=54\Omega$ (RS-485), VDD2=5V
		1.3		VDD2	V	See Figure 4.11, $R_L=54\Omega$ (RS-485), VDD2=3.3V
Change in magnitude of the differential output voltage	$\Delta V_{OD} $			0.2	V	See Figure 4.11, $R_L=100\Omega$ or $R_L=54\Omega$
Common-Mode Output Voltage	$ V_{OC} $		VDD <sub>2</sub> /2	3.5	V	See Figure 4.11, $R_L=100\Omega$ or $R_L=54\Omega$
Change in Magnitude of Common-Mode Voltage	$\Delta V_{OC} $			0.2	V	See Figure 4.11, $R_L=100\Omega$ or $R_L=54\Omega$
Driver Short-Circuit Output Current	$I_{OSD}$			250	mA	$0 \leq V_{OUT} \leq +12V$
		-250			mA	$-7V \leq V_{OUT} \leq VDD_2$
Output Leakage Current (Y and Z) Full-Duplex	$I_o$			200	$\mu A$	DE=GND, $V_{IN}=12V$
		-150			$\mu A$	DE=GND, $V_{IN}=-7V$
<b>Receiver</b>						
Input Current (A and B)	$I_A, I_B$			200	$\mu A$	DE=GND, VDD <sub>2</sub> =GND, $V_{IN}=12V$
		-200			$\mu A$	DE=GND, VDD <sub>2</sub> =GND, $V_{IN}=-7V$
Receiver Differential Threshold Voltage	$V_{TH}$	-200	-125	-10	mV	$-7V \leq V_{CM} \leq 12V$
Receiver Input Hysteresis	$\Delta V_{TH}$		15		mV	$V_A+V_B=0$
Receiver Input Resistance	$R_{IN}$	96			k $\Omega$	$-7V \leq V_{CM} \leq 12V$ , DE=low

**4.2. Switching Electrical Characteristics**

(VDD1=2.5V~5.5V, VDD2=3.0V~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
<b>Driver (NSi83085E)</b>						
Maximum Data Rate	f <sub>MAX</sub>	12			Mbps	
Driver Propagation Delay	t <sub>PLH</sub>		30	50	ns	<a href="#">See Figure 4.12, R<sub>L</sub>=54Ω, C<sub>L</sub>=50pF</a>
	t <sub>PHL</sub>		30	50	ns	<a href="#">See Figure 4.12, R<sub>L</sub>=54Ω, C<sub>L</sub>=50pF</a>
Driver Pulse Width Distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD		1	10	ns	<a href="#">See Figure 4.12, R<sub>L</sub>=54Ω, C<sub>L</sub>=50pF</a>
Driver Output Falling Time or Rising time	t <sub>F</sub>		8	16	ns	<a href="#">See Figure 4.12, R<sub>L</sub>=54Ω, C<sub>L</sub>=50pF</a>
	t <sub>R</sub>		7	14	ns	<a href="#">See Figure 4.12, R<sub>L</sub>=54Ω, C<sub>L</sub>=50pF</a>
Driver Enable to Output High	t <sub>ZH</sub>		17.2	60	ns	<a href="#">See Figure 4.13, R<sub>L</sub>=110Ω, C<sub>L</sub>=50pF</a>
Driver Enable to Output Low	t <sub>ZL</sub>		26.8	60	ns	<a href="#">See Figure 4.13, R<sub>L</sub>=110Ω, C<sub>L</sub>=50pF</a>
Driver Output High to Disable	t <sub>HZ</sub>		17	60	ns	<a href="#">See Figure 4.13, R<sub>L</sub>=110Ω, C<sub>L</sub>=50pF</a>
Driver Output Low to Disable	t <sub>LZ</sub>		24	60	ns	<a href="#">See Figure 4.13, R<sub>L</sub>=110Ω, C<sub>L</sub>=50pF</a>
<b>Receiver (NSi83085E)</b>						
Maximum Data Rate	f <sub>MAX</sub>	12			Mbps	
Receiver Propagation Delay	t <sub>PLH</sub>		76	120	ns	<a href="#">See Figure 4.14, C<sub>L</sub>=15pF</a>
	t <sub>PHL</sub>		78	120	ns	<a href="#">See Figure 4.14, C<sub>L</sub>=15pF</a>
Receiver Pulse Width Distortion	PWD		4	25	ns	t <sub>PHL</sub> - t <sub>PLH</sub>  , <a href="#">See Figure 4.14, C<sub>L</sub>=15pF</a>
Receiver Output Falling Time or Rising time	t <sub>F</sub>		2.4	5	ns	<a href="#">See Figure 4.14, C<sub>L</sub>=15pF</a>
	t <sub>R</sub>		3.4	7	ns	<a href="#">See Figure 4.14, C<sub>L</sub>=15pF</a>
Receiver Enable to Output High	t <sub>ZH</sub>		16	60	ns	<a href="#">See Figure 4.15, R<sub>L</sub>=1kΩ, C<sub>L</sub>=15pF</a>

Receiver Enable to Output Low	$t_{zL}$		16	60	ns	<a href="#">See Figure 4.15, <math>R_L=1k\Omega, C_L=15pF</math></a>
Receiver Disable to Output High	$t_{Hz}$		17	60	ns	<a href="#">See Figure 4.15, <math>R_L=1k\Omega, C_L=15pF</math></a>
Receiver Disable to Output Low	$t_{Lz}$		14	60	ns	<a href="#">See Figure 4.15, <math>R_L=1k\Omega, C_L=15pF</math></a>
<b>Driver (NSi83086E)</b>						
Maximum Data Rate	$f_{MAX}$	16			Mbps	
Driver Propagation Delay	$t_{PLH}$		30	50	ns	<a href="#">See Figure 4.12, <math>R_L=54\Omega, C_L=50pF</math></a>
	$t_{PHL}$		30	50	ns	<a href="#">See Figure 4.12, <math>R_L=54\Omega, C_L=50pF</math></a>
Driver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $	PWD		1	10	ns	<a href="#">See Figure 4.12, <math>R_L=54\Omega, C_L=50pF</math></a>
Driver Output Falling Time or Rising time	$t_F$		8	16	ns	<a href="#">See Figure 4.12, <math>R_L=54\Omega, C_L=50pF</math></a>
	$t_R$		7	14	ns	<a href="#">See Figure 4.12, <math>R_L=54\Omega, C_L=50pF</math></a>
Driver Enable to Output High	$t_{zH}$		17.2	60	ns	<a href="#">See Figure 4.13, <math>R_L=110\Omega, C_L=50pF</math></a>
Driver Enable to Output Low	$t_{zL}$		26.8	60	ns	<a href="#">See Figure 4.13, <math>R_L=110\Omega, C_L=50pF</math></a>
Driver Disable to Output High	$t_{Hz}$		17	60	ns	<a href="#">See Figure 4.13, <math>R_L=110\Omega, C_L=50pF</math></a>
Driver Disable to Output Low	$t_{Lz}$		24	60	ns	<a href="#">See Figure 4.13, <math>R_L=110\Omega, C_L=50pF</math></a>
<b>Receiver (NSi83086E)</b>						
Maximum Data Rate	$f_{MAX}$	16			Mbps	
Receiver Propagation Delay	$t_{PLH}$		76	120	ns	<a href="#">See Figure 4.14, <math>C_L=15pF</math></a>
	$t_{PHL}$		78	120	ns	<a href="#">See Figure 4.14, <math>C_L=15pF</math></a>
Receiver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $	PWD		4	25	ns	<a href="#">See Figure 4.14, <math>C_L=15pF</math></a>
Receiver Output Falling Time or Rising time	$t_F$		2.4	5	ns	<a href="#">See Figure 4.14, <math>C_L=15pF</math></a>
	$t_R$		3.4	7	ns	<a href="#">See Figure 4.14, <math>C_L=15pF</math></a>

Receiver Enable to Output High	t <sub>ZH</sub>		16	60	ns	<a href="#">See Figure 4.15.</a> <a href="#">R<sub>L</sub>=1kΩ, C<sub>L</sub>=15pF</a>
Receiver Enable to Output Low	t <sub>ZL</sub>		16	60	ns	<a href="#">See Figure 4.15.</a> <a href="#">R<sub>L</sub>=1kΩ, C<sub>L</sub>=15pF</a>
Receiver Disable to Output High	t <sub>HZ</sub>		17	60	ns	<a href="#">See Figure 4.15.</a> <a href="#">R<sub>L</sub>=1kΩ, C<sub>L</sub>=15pF</a>
Receiver Disable to Output Low	t <sub>LZ</sub>		14	60	ns	<a href="#">See Figure 4.15.</a> <a href="#">R<sub>L</sub>=1kΩ, C<sub>L</sub>=15pF</a>

4.3. Typical Performance Characteristics




Figure 4.1 NSi83085E VDD1 supply current vs Temperature




Figure 4.2 NSi83085E VDD2 supply current vs Temperature




Figure 4.3 NSi83086E VDD1 supply current vs Temperature




Figure 4.4 NSi83086E VDD2 supply current vs Temperature




Figure 4.5 Receiver output current vs Output low voltage




Figure 4.6 Receiver output current vs Output High voltage




Figure 4.7 NSi83085E Transmitter Propagation Delay vs Temperature




Figure 4.8 NSi83085E Receiver Propagation Delay vs Temperature




Figure 4.9 NSi83086E Transmitter Propagation Delay vs Temperature




Figure 4.10 NSi83086E Receiver Propagation Delay vs Temperature

4.4. Parameter Measurement Information




Figure 4.11 Driver DC Test Load




Figure 4.12 Driver Timing Test Circuit and waveform




Figure 4.13 Driver Enable Disable Timing Test Circuit and waveform




Figure 4.14 Receiver Propagation Delay Test Circuit and waveform




Figure 4.15 Receiver Enable Disable Timing Test Circuit and waveform




Figure 4.16 Common-Mode Transient Immunity Test Circuit

## 5. High Voltage Feature Description

### 5.1. Insulation and Safety Related Specifications

Description	Test Condition	Symbol	Value	Unit
Min. External Air Gap (Clearance)		CLR	8	mm
Min. External Tracking (Creepage)		CPG	8	mm
Distance through the Insulation		DTI	28	um
Comparative Tracking Index	DIN EN 60112 (VDE 0303-11)	CTI	>600	V
Material Group	IEC 60112		I	
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage $\leq 150V_{rms}$			I to IV	
For Rated Mains Voltage $\leq 300V_{rms}$			I to IV	
For Rated Mains Voltage $\leq 600V_{rms}$			I to IV	
For Rated Mains Voltage $\leq 1000V_{rms}$			I to III	
Insulation Specification per DIN VDE V 0884-11:2017-01 <sup>1)</sup>				
Climatic Classification			10/105/2 1	
Pollution Degree	per DIN VDE 0110, Table 1		2	
Maximum Working Isolation Voltage	AC voltage	$V_{IOWM}$	1500	$V_{RMS}$
	DC voltage		2121	$V_{DC}$
Maximum Repetitive Isolation Voltage		$V_{IORM}$	2121	$V_{peak}$
Input to Output Test Voltage, Method B1	$V_{ini. b} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.875$ , $t_{ini} = t_m = 1 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$ , 100% production test	$V_{pd(m)}$	3977	$V_{peak}$
Input to Output Test Voltage, Method A. After Environmental Tests Subgroup 1	$V_{ini. a} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.6$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$	$V_{pd(m)}$	3394	$V_{peak}$
Input to Output Test Voltage, Method A. After Input and Output Safety Test Subgroup 2 and Subgroup 3	$V_{ini. a} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.2$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$	$V_{pd(m)}$	2545	$V_{peak}$
Maximum transient isolation voltage	$t = 60 \text{ sec}$	$V_{IOTM}$	8000	$V_{peak}$
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50us waveform, $V_{TEST} = 1.6 \times V_{IOSM}$	$V_{IOSM}$	6250	$V_{peak}$
Isolation resistance	$V_{IO} = 500 \text{ V}$ , $T_{amb} = T_s$	$R_{IO}$	$>10^9$	$\Omega$
	$V_{IO} = 500 \text{ V}$ , $100 \text{ }^\circ\text{C} \leq T_{amb} \leq 125 \text{ }^\circ\text{C}$		$>10^{11}$	$\Omega$

Isolation capacitance	f = 1MHz	C <sub>IO</sub>	0.6	pF
Insulation Specification per UL1577				
Withstand Isolation Voltage	V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 sec, 100% production test	V <sub>ISO</sub>	5000	V <sub>rms</sub>

- 1) This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

### 5.2. Safety-Limiting Values

Description	Test Condition	Value	Unit
Safety Supply Power	R <sub>θJA</sub> = 67.9 °C/W <sup>1)</sup> , T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	1840	mW
Safety Supply Current	R <sub>θJA</sub> = 67.9 °C/W <sup>1)</sup> , V <sub>I</sub> = 5V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	368	mA
Safety Temperature <sup>2)</sup>		150	°C

- 1) Calculate with the junction-to-air thermal resistance, R<sub>θJA</sub>, of SOP16(300mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature (T<sub>J</sub>) specified for the device.




Figure 5.1 NSi83085E/NSi83086E Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

### 5.3. Regulatory information

The NSi83085E/NSi83086E are approved or pending approval by the organizations listed in table.

CUL	VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01
Single Protection, 5000Vrms Isolation voltage	Single Protection, 5000Vrms Isolation voltage	Reinforce Insulation 2121Vpeak, VIOSM=6250Vpeak
		Certified by CQC11-471543-2012 GB4943.1-2011
		Reinforced insulation

File (E500602)	File (E500602)	File (40052820)	File (pending)
----------------	----------------	-----------------	----------------

## 6. Function Description

NSi83085E is a high reliability isolated half duplex RS-485 transceiver, while NSi83086E is an isolated full duplex RS-485 transceiver. Data isolation is achieved using Novosense integrated capacitive isolation that allows data transmission between the logic side and the Bus side. Both devices are safety certified by UL1577 support 5kV<sub>RMS</sub> insulation withstand voltages.

### 6.1. Data rate

The data rate of NSi83085E is 12Mbps. The device is slew limited to reduce EMI and reflections with improperly terminated transmission line. The data rate of NSi83086E is up to 16Mbps.

### 6.2. True Fail-safe receiver inputs

The devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The receiver threshold is fixed between -10mV and -200mV, which meets EIA/TIA-485 standard. If the differential input voltage ( $V_A - V_B$ ) is greater than or equal to -50mV, receiver output R is logic high. In the case of a terminated bus with all transmitters disabled, the differential input voltage is pulled to zero by the termination resistors. Due to the receiver threshold, the receiver output R is logic high.

### 6.3. Truth tables

Table 6.1 Driver Function Table<sup>1</sup>

<i>VDD1 status</i>	<i>VDD2 status</i>	<i>Input (D)</i>	<i>Enable Input (DE)</i>	<i>Outputs<sup>1</sup></i>	
				<i>A/Y</i>	<i>B/Z</i>
PU	PU	H	H	H	L
PU	PU	L	H	L	H
PU	PU	X	L	Z	Z
PU	PU	X	OPEN	Z	Z
PU	PU	OPEN	H	H	L
PD	PU	X	X	Z	Z
PU	PD	X	X	Z	Z
PD	PD	X	X	Z	Z

<sup>1</sup> PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance; Driver output pins are Y and Z for NSi83086E, A and B for NSi83085E.

Table 6.2 Receiver Function Table<sup>1</sup>

<i>VDD1 status</i>	<i>VDD2 status</i>	<i>Differential Input (V<sub>A</sub>-V<sub>B</sub>)</i>	<i>Enable Input (/RE)</i>	<i>Output (R)</i>
PU	PU	$\geq -10\text{mV}$	L/Open	H
PU	PU	$\leq -200\text{mV}$	L/Open	L
PU	PU	Open/Short	L/Open	H
PU	PU	X	H	Z
PU	PU	Idle	L	H

<i>VDD1 status</i>	<i>VDD2 status</i>	<i>Differential Input (<math>V_A-V_B</math>)</i>	<i>Enable Input (/RE)</i>	<i>Output (R)</i>
PD	PU	X	X	Z
PU	PD	X	L/Open	H
PD	PD	X	X	Z

<sup>1</sup> PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance.

#### 6.4. Thermal shutdown

The device is protected from over temperature damage by integrated thermal shutdown circuitry. When the junction temperature (T<sub>J</sub>) exceeds +165°C (typ), the driver outputs go high-impedance. The device resumes normal operation when T<sub>J</sub> falls below +145°C (typ).

## 7. Application Note

### 7.1. 256 transceivers on the bus

The devices have a 1/8-unit-load receiver input impedance (96kΩ) that allows up to 256 transceivers on the bus. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit-loads to the line.

### 7.2. ESD protection

ESD protection structures are enhanced on all pins to protect against electrostatic discharge encountered during handling and assembly. The Bus pins have extra protection against static electricity to both the logic side (VDD1 side) and bus side (VDD2 side).

ESD protection can be tested in various ways. Below is the ESD spec of the devices.

Bus pins:

- ± 8kV HBM.
- ±10kV using the Contact Discharge method specified in IEC 61000-4-2

Other pins except bus pins:

- ±6kV HBM.
- ±7kV using the Contact Discharge method specified in IEC 61000-4-2

### 7.3. Layout considerations

The NSi83085E/NSi83086E requires a 0.1 μF bypass capacitor between VDD and GND. The capacitor should be placed as close as possible to the package. To eliminate line reflections, each cable end is terminated with a resistor, whose value matches the characteristic impedance of the cable. It's good practice to have the bus connectors and termination resistor as close as possible to the A and B, Y and Z pins.

7.4. Typical application




Figure 7.1 NSi83085E typical application circuit




Figure 7.2 Typical isolated Half-Duplex RS-485 application




Figure 7.3 NSi83086E typical application circuit




Figure 7.4 Typical isolated Full-Duplex RS-485 application

### 8. Package Information




Figure 8.1 SOW16 Package Shape and Dimension in millimeters







Figure 8.2 SOW16 Package Board Layout Example

**9. Order Information**

<i>Part Number</i>	<i>Isolation Rating (kV)</i>	<i>Duplex</i>	<i>Max Data Rate (Mbps)</i>	<i>No. of Nodes</i>	<i>Temperature</i>	<i>MSL</i>	<i>Package Type</i>	<i>Package Drawing</i>	<i>SPQ</i>
NSi83085E-DSWR	5	Half	12	256	-40 to 105°C	2	SOP16 (300mil)	SOW16	1000
NSi83086E-DSWR	5	Full	16	256	-40 to 105°C	2	SOP16 (300mil)	SOW16	1000
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.									


### 10. Tape and Reel Information



**ARBOR HOLE  
DETAIL A  
SCALE: 3:1**

PRODUCT SPECIFICATION						
TAPE WIDTH	Ø A ±2.0	Ø N ±2.0	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	8.4 <sup>+1.5</sup> <sub>-0.0</sub>	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 <sup>+2.0</sup> <sub>-0.0</sub>	18.4		5.5
16MM	330	178	16.4 <sup>+2.0</sup> <sub>-0.0</sub>	22.4		5.5
24MM	330	178	24.4 <sup>+2.0</sup> <sub>-0.0</sub>	30.4		5.5
32MM	330	178	32.4 <sup>+2.0</sup> <sub>-0.0</sub>	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10 <sup>12</sup>	ANTISTATIC	ALL TYPES
B	10 <sup>6</sup> TO 10 <sup>11</sup>	STATIC DISSIPATIVE	BLACK ONLY
C	10 <sup>5</sup> & BELOW 10 <sup>5</sup>	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10 <sup>9</sup> TO 10 <sup>11</sup>	ANTISTATIC (COATED)	ALL TYPES



1. 10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481 requirements.
5. Thickness:  $0.30 \pm 0.05$ mm.
6. Packing length per 22" reel: 378 Meters. (復卷 N=122)
7. Component load per 13" reel: 1000 pcs.
8. Surface resistivity:  $10^5 \sim 10^{10} \Omega/\square$

W	16.00±0.20
A0	10.75±0.10
B0	10.70±0.10
K0	2.80±0.10
K1	2.50±0.10




Figure 10.1 Tape and Reel Information of SOW16

## 11. Revision History

<i>Revision</i>	<i>Description</i>	<i>Date</i>
1.0	Initial version	2021/7/21
1.1	Add Junction Temperature, change PIN7 to NC	2022/4/25
1.2	Update Storage Temperature, Specifications, Regulatory information, land pattern. Update VIT in 2. Absolute Maximum Ratings. Update Reciever Function Table.	2022/10/12

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com) ).

**Suzhou Novosense Microelectronics Co., Ltd**